

**NSQF QUALIFICATION FILE**

Approved in 22nd NSQC – NCVET, Dated: 25<sup>th</sup> August, 2022

**NCVET Code**

**2022/EHW/NIELIT/06345**

**CONTACT DETAILS OF THE BODY SUBMITTING THE QUALIFICATION FILE**

**Name and address of submitting body:**

NATIONAL INSTITUTE OF ELECTRONICS AND INFORMATION TECHNOLOGY  
NIELIT Bhawan,  
Plot No. 3, PSP Pocket, Sector-8,  
Dwarka, New Delhi-110077

**Name and contact details of individual dealing with the submission**

<b>Name:</b>	Ravi Rastogi
<b>Position in the organisation</b>	Scientist-C
<b>Address if different from above</b>	NIELIT Gorakhpur
<b>Tel number(s)</b>	0522-2720590
<b>E-mail address</b>	ravirastogi@nielit.gov.in

**List of documents submitted in support of the Qualifications File**

Annexure 1: Model Curriculum  
Annexure 2: Evidence of Need

NSQC APPROVED

**SUMMARY**

1	<b>Qualification Title</b>	Certified VLSI Design Engineer
2	<b>Qualification Code</b>	
3	<b>NCO Code and Occupation</b>	2152.050: Design Engineer
4	<b>Nature and Purpose of Qualification</b>	<p>Nature:</p> <ul style="list-style-type: none"> <li>● Course will help in Employment in the area of VLSI Design</li> </ul> <p>Purpose:</p> <ul style="list-style-type: none"> <li>● To Provide Employment in Electronic Circuit Designing, Testing Industries.</li> <li>● To upgrade the skills of incumbent working in field of Analog, Digital &amp; Mixed VLSI Integrated circuits,</li> <li>● Entrepreneurship Development.</li> </ul>
5	<b>Body/bodies which will award the qualification.</b>	National Institute of Electronics and Information Technology (NIELIT) NIELIT Bhawan, Plot No. 3, PSP Pocket, Sector-8, Dwarka, New Delhi-110077
6	<b>Body which will accredit providers to offer the qualification.</b>	NIELIT
7	<b>Whether accreditation/affiliation norms are already in place or not , if applicable (if yes, attach a copy)</b>	Yes, Available at <a href="http://www.nielit.gov.in">www.nielit.gov.in</a>
8	<b>Occupation(s) to which the qualification gives access</b>	<ul style="list-style-type: none"> <li>● VLSI Design Engineer</li> <li>● Circuit Test Engineer</li> <li>● Design and Verification Engineer</li> <li>● VLSI Programmer</li> </ul>

## NSQF QUALIFICATION FILE

Approved in 22nd NSQC – NCVET, Dated: 25<sup>th</sup> August, 2022

9	Job description of the occupation	<ul style="list-style-type: none"> <li>• Designing of VLSI circuits</li> <li>• Designing of Embedded Systems</li> <li>• Fault &amp; Error identification in Digital Circuits</li> </ul>
10	Licensing requirement	NA
11	Statutory and Regulatory requirement of the relevant sector (documentary evidence to be provided)	NA
12	Level of the qualification in the NSQF.	Level 5
13	Anticipated volume of training/learning required to complete the qualification	480 Theory: 180 Practical: 240 OJT: 30 ES: 30
14	Indicative list of training tools required to deliver this qualification	Available at Annexure-I
15	Entry requirements / recommendations. And minimum age	<p>Graduation in relevant Field</p> <p>or</p> <p>2 years diploma after class 12th with 1 years of Experience in the relevant field.</p> <p>or</p> <p>3 years diploma after class 10th with 2 years of Experience in the relevant field.</p>
16	Progression from the qualification.	<p><b>Academic:</b></p> <p>This course is frequently updated in synchronization with the industry to provide the trainees in-depth knowledge and skills required by Embedded &amp; VLSI markets around the globe. It provides comprehensive understanding about the fundamental principles, methodologies and industry practices.</p>

## NSQF QUALIFICATION FILE

Approved in 22nd NSQC – NCVET, Dated: 25<sup>th</sup> August, 2022

		<p><b>Professional:</b> This uniquely hybrid course makes the successful participants readily employable in multiple roles available in broad spectrum of relevant industries like:</p> <p>(a) Circuit Layout Designing</p> <p>(b) Circuit Testing</p> <p><b>Research and Development:</b> For people interested in entrepreneurships this would be an excellent launch pad. In addition, the course also serves as a concrete platform for people involved in application research, consultancy and high-end product development in both industry and academia.</p>	
17	<b>Arrangements for the Recognition of Prior learning (RPL)</b>	The candidates who will undergo training shall only be assessed.	
18	<b>International comparability Where known (research evidence to be provided)</b>	NA	
19	<b>Date of planned review of qualification</b>	25/08/2025	
20	<b>Formal structure of the qualification Mandatory components</b>		
	<b>Title of component and identification code/NOSs/Learning outcomes</b>	<b>Estimated size (learning hours)</b>	<b>Level</b>
1	<p><b>INTRODUCTION TO DIGITAL ELECTRONICS</b></p> <ul style="list-style-type: none"> <li>• Introduction to Number Systems, Logic Gates</li> <li>• Understanding Combinational Logic Circuit Designing -Adder, Subtractor, MUX, DEMUX, Encoder and Decoder etc.</li> </ul>	35 Hours	Level 5

## NSQF QUALIFICATION FILE

Approved in 22nd NSQC – NCVET, Dated: 25<sup>th</sup> August, 2022

	<ul style="list-style-type: none"> <li>Understanding Sequential Logic Circuit Designing-Latches, Flipflops, Counter, Register etc.</li> <li>Introduction to Finite state machine (FSM)</li> <li>Moore's Machine and Mealy's Machine.</li> </ul>		
2	<b>INTRODUCTION TO VLSI</b> <ul style="list-style-type: none"> <li>Need, Scope, Use and History of VLSI</li> <li>Introduction to Chip Design Process</li> <li>Description of Hardware Description Languages</li> <li>Applications of VLSI</li> <li>VLSI Design Flow</li> <li>Moore's Laws</li> <li>VLSI Design Flow and Y-Chart</li> <li>Front-Back End VLSI Design</li> </ul>	35 Hours	Level 5
3	<b>VERILOG HDL</b> <ul style="list-style-type: none"> <li>Overview of Digital Design with Verilog HDL</li> <li>Evolution of CAD</li> <li>Emergence of HDLs, typical HDL-based design flow</li> <li>Why Verilog HDL, trends in HDLs.</li> <li>Hierarchical Modeling Concepts</li> <li>Top-down and bottom-up design methodology</li> <li>Differences between modules and module instances</li> <li>Parts of a simulation, design block, stimulus block</li> <li>Basic Concepts Lexical conventions</li> <li>Data types, system tasks, compiler directives</li> <li>Modules and Ports Module definition</li> <li>Port declaration, connecting ports</li> <li>Hierarchical name referencing</li> </ul>	50 Hours	Level 5
4	<b>MODELING TECHNIQUES</b> <ul style="list-style-type: none"> <li>Gate-Level Modeling</li> <li>Modeling using basic Verilog gate primitives, description of and/or and buf/not type gates, rise</li> <li>Fall and tum-off delays, min, max, and typical delays. Dataflow Modeling</li> <li>Continuous assignments</li> <li>Delay specification, expressions, operators, operands, operator types</li> <li>Behavioural Modeling Structured procedures</li> <li>Initial and always, blocking and nonblocking statements</li> <li>Delay control, Event control</li> <li>Conditional statements, multiway branching loops, sequential and parallel blocks</li> </ul>	70 Hours	Level 5

	<ul style="list-style-type: none"> <li>● Tasks and Functions</li> <li>● Differences between tasks and functions</li> <li>● Declaration, invocation</li> <li>● Useful Modeling Techniques</li> <li>● Procedural continuous assignments</li> <li>● Overriding parameters</li> <li>● Conditional compilation and execution</li> <li>● Useful system tasks.</li> </ul>		
<b>5</b>	<p><b>FPGA ARCHITECTURE AND PROTOTYPING</b></p> <ul style="list-style-type: none"> <li>● Introduction to FPGA, Architecture</li> <li>● Internal resource and Design Essentials</li> <li>● FPGA Input/output Blocks (IOBs), Special FPGA functions</li> <li>● Logic Synthesis, FPGA Programming with Verilog basics, Tool Training</li> <li>● Different Voltage Requirement's for FPGA</li> <li>● Different External memory devices architecture</li> <li>● IO Planning, Report analysis for Timing, Area and Power</li> <li>● CPLD, FPGA working, References, Design flow, Design tricks</li> <li>● H/W components on FPGA board and their working</li> <li>● Designing basic FPGA examples (Adder, Subtractor, Counter etc.)</li> </ul>	50 Hours	Level 5
<b>6</b>	<p><b>INTRODUCTION TO THE MOS TECHNOLOGY</b></p> <ul style="list-style-type: none"> <li>● Introduction to IC technology MOS, PMOS, NMOS, CMOS &amp; BiCMOS Technologies</li> <li>● Basic Electrical Properties of MOS and BiCMOS Circuits</li> <li>● IDS - VDS relationships</li> <li>● MOS transistor Threshold Voltage</li> <li>● Figure of merit, Transconductance</li> <li>● Pass transistor</li> <li>● NMOS Inverter, Various pull ups</li> <li>● CMOS Inverter analysis and design</li> <li>● Bi-CMOS Inverters</li> <li>● Fabrication Process Flow</li> <li>● Transmission gates etc</li> <li>● Device sizing, timing parameters</li> <li>● Estimation of layout resistance &amp; capacitance</li> </ul>	50 Hours	Level 5

**NSQF QUALIFICATION FILE**Approved in 22nd NSQC – NCVET, Dated: 25<sup>th</sup> August, 2022

7	<b>VLSI CIRCUIT DESIGN PROCESSES</b> <ul style="list-style-type: none"><li>● VLSI Design Flow</li><li>● MOS Layers</li><li>● Stick Diagrams, Design Rules and Layout</li><li>● Lambda(<math>\lambda</math>)-based design rules for wires, contacts and Transistors</li><li>● Layout Diagrams for NMOS and CMOS Inverters and Gates</li><li>● Scaling of MOS circuits, Limitations of Scaling.</li><li>● Introduction to simulation tools</li><li>● Place and Route Extraction, LVS</li><li>● Netlist to GDS-II flow</li><li>● Device Generator Libraries</li><li>● SPICE Modelling, SPICE Tutorials and Commands</li><li>● Sources and Passive Components</li><li>● Inverter Transient</li></ul>	70 Hours	Level 5
8	<b>DESIGN VERIFICATION UVM, OVM AND AVM METHODOLOGY</b> <ul style="list-style-type: none"><li>● Introduction UVM, UVM Object</li><li>● UVM test Bench etc.</li><li>● Introduction OVM, OVM Reporting</li><li>● OVM Transaction</li><li>● OVM Configuration etc.</li><li>● Need for File Inter Change</li><li>● GDS2 Stream, Caltech Intermediate Format (CIF)</li><li>● Library Exchange Format (LEF)</li><li>● Design Exchange Format (DEF), Standard Delay Format (SDF), DSPF</li><li>● SPEF, Advance Library Format (ALE), Waves Waveform and Vector Exchange</li><li>● Specification, Physical Design Exchange Format, Open Access</li></ul>	60 Hours	Level 5
<b>Sub-Total</b>		420	

## NSQF QUALIFICATION FILE

Approved in 22nd NSQC – NCVET, Dated: 25<sup>th</sup> August, 2022

9	<b>Employability Skills</b> <ul style="list-style-type: none"><li>● Introduction to Employability Skills</li><li>● Career Development &amp; Goal Setting</li><li>● Becoming a Professional in the 21st Century</li><li>● Basic English Skills</li><li>● Communication Skills</li><li>● Financial and Legal Literacy</li><li>● Entrepreneurship</li><li>● Diversity &amp; Inclusion</li><li>● Constitutional values - Citizenship</li><li>● Essential Digital Skill</li></ul>	30 Hours	
10	<b>On Job Training</b>	30 Hours	
<b>Total</b>		<b>480 Hours</b>	

### SECTION 1

#### ASSESSMENT

21	<b>Body/Bodies which will carry out assessment:</b>  The Examination Section National Institute of Electronics and Information Technology NIELIT Bhawan, Plot No. 3, PSP Pocket, Sector-8, Dwarka, New Delhi-110077
22	<b>How will the assessment body be responsible for RPL assessment?</b>  The candidates who will undergo training shall only be assessed.



## NSQF QUALIFICATION FILE

Approved in 22nd NSQC – NCVET, Dated: 25<sup>th</sup> August, 2022

<b>23</b>	<p><b>Describe the overall assessment strategy and specific arrangements which have been put in place to ensure that assessment is always valid, consistent and fair and show that these are in line with the requirements of the NSQF:</b></p> <p>The emphasis is on theory as well as on practical &amp; knowledge based on the performance criteria. Student is required to pass in all evaluations individually and marks will be allotted.</p> <p>The Following assessment methodologies are used.</p> <ol style="list-style-type: none"><li>A. Written Assessment.</li><li>B. Practical Assessment &amp; class Performance.</li><li>C. Viva-Voce.</li><li>D. Project.</li></ol> <p>The assessment results are backed by following evidences.</p> <ol style="list-style-type: none"><li>1. The assessor collects a copy of the attendance for the training done under the scheme. The attendance sheets are signed and stamped by the In-charge / Head of the Training Centre.</li><li>2. The assessor verifies the authenticity of the candidate by checking the photo ID card issued by the institute as well as any one Photo ID card issued by the Central/Government. The same is mentioned in the attendance sheet.</li><li>3. The assessor assigns roll number.</li><li>4. The assessor takes photograph of all the students along with the assessor standing in the middle and with the centre name/banner at the back as evidence.</li></ol>
-----------	--

### ASSESSMENT EVIDENCE

**Title of Unit/Component:**

<b>Outcomes to be assessed/NOSs to be assessed</b>	<b>Assessment criteria for the outcome</b>	<b>Total Mark</b>
OUTCOME-1: After going through this module student will Understand the basics of digital electronics	<ul style="list-style-type: none"><li>• Introduction to Number Systems, Logic Gates</li><li>• Understanding Combinational Logic Circuit</li><li>• Encoder and Decoder etc.</li><li>• Understanding Sequential Logic Circuit</li></ul>	<b>20</b>

## NSQF QUALIFICATION FILE

Approved in 22nd NSQC – NCVET, Dated: 25<sup>th</sup> August, 2022

<p><b>OUTCOME-2:</b> Student would be able to understand need, history and application of VLSI Technology</p>	<ul style="list-style-type: none"> <li>● Need, Scope, Use and History of VLSI</li> <li>● Introduction to Chip Design Process</li> <li>● Description of Hardware Description Languages</li> <li>● Applications of VLSI</li> <li>● VLSI Design Flow</li> <li>● Moore's Laws</li> <li>● VLSI Design Flow and Y-Chart</li> <li>● Front-Back End VLSI Design</li> </ul>	<b>20</b>
<p><b>OUTCOME-3:</b> Students Will be able to know how to do circuit designing using HDL language</p>	<ul style="list-style-type: none"> <li>● Overview HDL</li> <li>● Verilog HDL,</li> <li>● Hierarchical Modelling Concepts</li> <li>● simulation, design block, stimulus block</li> </ul>	<b>20</b>
<p><b>OUTCOME-4:</b> Students are introduced to modelling techniques</p>	<ul style="list-style-type: none"> <li>● Gate-Level Modeling</li> <li>● Modeling using basic Verilog gate primitives, description of and/or and buf/not type gates, rise</li> <li>● Continuous assignments</li> <li>● Delay specification,</li> <li>● Behavioural Modeling Structured procedures</li> <li>● Conditional statements, multiway branching loops, sequential and parallel blocks</li> <li>● Tasks and Functions</li> </ul>	<b>20</b>
<p><b>OUTCOME-5:</b> Students learn the basics of FPGA Technology and its applications  They would able to create various circuits using FPGA technology</p>	<ul style="list-style-type: none"> <li>● Introduction to FPGA, Architecture</li> <li>● FPGA Input/output Blocks (IOBs), Special FPGA functions</li> <li>● Logic Synthesis, FPGA Programming with Verilog basics, Tool Training</li> <li>● Different Voltage Requirement's for FPGA</li> <li>● Designing basic FPGA examples (Adder, Subtractor, Counter etc.)</li> </ul>	<b>20</b>

## NSQF QUALIFICATION FILE

Approved in 22nd NSQC – NCVET, Dated: 25<sup>th</sup> August, 2022

OUTCOME-6: Students will able to understand basics of MOSFET technology, their characteristics, and fabrication Process.	<ul style="list-style-type: none"><li>● Introduction to IC technology MOS, PMOS, NMOS, CMOS &amp; BiCMOS Technologies</li><li>● Transmission gates etc</li><li>● Device sizing, timing parameters</li><li>● Estimation of layout resistance &amp; capacitance</li></ul>	<b>20</b>
OUTCOME-7: Students will able to understand VLSI circuit designing Process, Design rules, Modelling of devices etc	<ul style="list-style-type: none"><li>● VLSI Design Flow</li><li>● MOS Layers</li><li>● Stick Diagrams, Design Rules and Layout</li><li>● Lambda(<math>\lambda</math>)-based design rules for wires, contacts and Transistors</li><li>● Layout Diagrams for NMOS and CMOS Inverters and Gates</li><li>● SPICE Modelling, SPICE Tutorials and Commands</li><li>● Sources and Passive Components</li></ul>	<b>20</b>
OUTCOME-8: Students will able to understand various Design verification techniques like UVM, OVM and AVM.	<ul style="list-style-type: none"><li>● Introduction UVM, UVM Object</li></ul>	<b>20</b>
	<b>Grand Total</b>	<b>200</b>

\*Assessment for the Qualification will be conducted as per the guidelines as applicable from time to time.

### SECTION 2

#### 25. EVIDENCE OF LEVEL

<b>Title/Name of qualification/component: Post Diploma in VLSI Design, Tools and Technology. Level:5</b>			
<b>NSQF Domain</b>	<b>Outcomes of the Qualification/Component</b>	<b>How the outcome relates to the NSQF level descriptors</b>	<b>NSQF Level</b>
Process Required	After going through this module student		<b>5</b>

**NSQF QUALIFICATION FILE**

**Approved in 22nd NSQC – NCVET, Dated: 25<sup>th</sup> August, 2022**

	<p>will Understand the basics of VLSI, Hardware- Software tools</p> <p>They can Explore the Basics of Verilog.</p> <p>They will gain basic knowledge the of system designing in VLSI.</p>	<p>Students are introduced to the knowledge of the subject, and comprehension is strengthened with interactive Q&amp;A and short quizzes. They will be able to explain and generalize knowledge in VLSI.</p> <p>Students acquire hands-on experience in using CAD tools in VLSI design, and apply what they have learnt in lectures/tutorials to do a mini-project on the design of a sub-system.</p>	
<b>Professional Knowledge</b>	<p>Student would be able to design different Analog and digital system by synthesis, place, and routing.</p>	<p>To be able to understand designed functional Analog and digital system</p> <p>To perform synthesis, place, and route of a Mixed signal design into a target FPGA.</p> <p>To display knowledge of good digital design practices in the context of the target hardware.</p> <p>To learn advanced VLSI design using EDA Tools</p>	<b>5</b>
<b>Professional Skill</b>	<p>Students would be able to know how to work with EDTA tool for development of VLSI systems using different Hardware and Software</p>	<p>Handling of EDA tools Hardware and Software for development of VLSI Circuitry.</p> <p>Handling of prototype and pre-production VLSI product for various electronic system and liaise with supplier</p>	<b>5</b>

## NSQF QUALIFICATION FILE

Approved in 22nd NSQC – NCVET, Dated: 25<sup>th</sup> August, 2022

		Able to specify components and equipment required for product development.	
<b>Core Skill</b>	Can coordinate with different VLSI companies to design different electronics systems and circuits.	Providing support for VLSI Design Group Able to give support and advice whenever necessary to all stakeholders involved.  Over the whole product life cycle, ensure that the products meet the quality standards	<b>5</b>
<b>Responsibility</b>	Responsible for designing different VLSI systems using latest technologies	The candidate will learn various aspects of VLSI design	<b>5</b>

### Means of Assessment:

T1 (TP1): Theory paper 1

T2 (TP2): Theory paper 2

P(P): Practical paper comprising 2 practical exams (P-1, P-2) 1 for each module.

IA: Internal Assessment

AS & P: Project

### Examination Pattern:

Sl No	Examination Pattern	Modules Covered	Duration in Minutes	Maximum Marks
1	Theory Paper – 1: Fundamentals of System and Information Security	Module 1 & 2	90	100
2	Theory Paper – 2: Advanced Computer Concepts	Module 3, 4, 5	90	100
3	Practical -1	Module 1 to 5	180	90
4	Internal Assessment	Module 1 to 5	-	30
5	Project/Presentation /Assignment	Module 1 to 5	-	30
	<b>Total</b>			<b>350</b>

## SECTION 3

**EVIDENCE OF NEED**

<p><b>26</b></p>	<p><b>What evidence is there that the qualification is needed? What is the estimated uptake of this qualification and what is the basis of this estimate?</b></p> <p><b>Need of the Qualification and industry relevance</b></p> <p>VLSI (Very Large Scale Integration) has emerged as a very significant technology to provide tremendous quantum of process technologies for MEMS, NEMS and RF components, many of the formerly external components can now be integrated into a single System-on-Chip which has resulted in a dramatic improvements in performance while achieving reduction in the size, cost and power consumption Complexity in such systems arises not only from the diversity of the technologies, from sensors and actuators and RF front-ends to base-band DSP software, etc., that must be integrated on-chip comprising of tens of millions of transistors, but also from the fact that such systems must be increasingly built from parts that have been designed separately and using different tools and flows.</p> <p><b>Estimated uptake:</b></p> <p>10 students / Batch and 4 Batches / Year</p>
<p><b>27</b></p>	<p><b>Recommendation from the concerned Line Ministry of the Government/Regulatory Body. To be supported by documentary evidences</b></p> <p>NA</p>
<p><b>28</b></p>	<p><b>What steps were taken to ensure that the qualification(s) does/do not duplicate already existing or planned qualifications in the NSQF?</b></p> <p>It has been checked in National Qualification Register for similar courses.</p>
<p><b>29</b></p>	<p><b>What arrangements are in place to monitor and review the qualification(s)? What data will be used and at what point will the qualification(s) be revised or updated?</b></p> <p>The Qualification is to be monitored and reviewed every three years. The following data will be used</p> <ul style="list-style-type: none"> <li>● Results of assessments</li> <li>● Employer feedback regarding student skill after conducting a placement drive</li> <li>● Employer feedback will be sought post-placement</li> <li>● Student feedbacks</li> <li>● Workshops and seminar for reviewing the qualifications</li> </ul>

## NSQF QUALIFICATION FILE

Approved in 22nd NSQC – NCVET, Dated: 25<sup>th</sup> August, 2022

	<ul style="list-style-type: none"><li>• Consultation/ Tie-up with self-help groups, Industries, Expert for review of the Curriculum so as to meet the changing pace of technology and general health care requirements.</li></ul>
--	---

### SECTION 4

#### EVIDENCE OF PROGRESSION

30	<p><b>What steps have been taken in the design of this or other qualifications to ensure that there is a clear path to other qualifications in this sector?</b></p> <p>This QF is a specialised tool training and there is no higher level qualification found available in the NQR at present</p>
----	--

NSQC  
APPROVED